Single undoped Si nanowires were electrically characterized. The nanowires were grown by molecular-beam epitaxy on n + silicon substrates and were contacted by platinum/iridium tips. I-V curves were measured and electron beam induced current investigations were performed on single nanowires. It was found that the nanowires have an apparent resistivity of 0.85 ⍀ cm, which is much smaller than expected for undoped Si nanowires. The conductance is explained by hopping conductivity at the Si-SiO 2 interface of the nanowire surface.
In contrast to the lithography and etching techniques used in the "top down" approach of microelectronics, the "bottom up" approach is focused on the direct growth of nanostructures from the very beginning. Such a controlled growth of one-dimensional structures such as nanowires ͑NWs͒, based on conventional semiconductors, has been under discussion for future semiconductor devices. Many examples for electrical applications of NWs have been shown 1, 2 and concepts for NW transistors have been discussed, [3] [4] [5] [6] but mostly these applications are based on semiconductor NWs, which were separated from their substrates on which they were grown. It was also shown that epitaxial semiconductor NWs can be grown on different substrates and can be arranged in nearly any pattern. 7, 8 The electrical transport properties of epitaxial NWs, which are still connected to their substrates, are not very well known so far but are critical for designing NWs for vertically aligned semiconductor devices. For that reason it is necessary to understand the electronic properties of these NWs.
We present results of the electrical characterization and of first electron beam induced current ͑EBIC͒ measurements of undoped Si NWs. A method was developed to contact NWs without the use of electron beam lithography. The electrical properties of single as-grown Si NWs were measured by probing them in the scanning electron microscope ͑SEM͒, using a nanomanipulator, which was equipped with a metal tip. The EBIC method was used for investigating the interface between the Si NWs and the Si substrate, which influences the overall electrical properties. Using the obtained experimental data, a model will be presented based on the Shockley two-diode model. It will turn out that the resistivity of the NWs cannot be described in the framework of a model assuming only volume conductivity. It is argued that hopping conduction via interface states between the silicon and native oxide provides another conduction path along the NWs.
Details of the growth process of the Si NWs characterized in this work were described previously. 9 Briefly, highly n-doped ͑As, 2 ϫ 10 19 cm −3 ͒ 5 in. Si ͑111͒ wafers were used as substrates for the growth. The molecular-beam epitaxy ͑MBE͒ growth process starts by a thermal annealing at 850°C to desorb the native oxide layer. Afterwards, a thin gold layer with a nominal thickness of 2 nm was deposited in situ by electron beam evaporation at a substrate temperature of 525°C to produce gold nanocluster on the silicon surface. During the growth of the wires a very pure Si source ͑ Ϸ 5000 ⍀ cm͒ was used. The resulting Si NWs are standing perpendicular to the substrate surface ͑Fig. 1͒. Transmission electron microscopy ͑TEM͒ experiments confirmed a growth direction of ͗111͘ for the Si NWs. Note that there is an additional growth of a Si layer on the substrate. 9 The electrical characterization of these Si NWs was carried out using a high-resolution SEM JEOL JSM 6400, equipped with a nanomanipulator ͑Kleindiek͒. The manipulator is equipped with a platinum/iridium tip, which is used for connecting and manipulating the NWs. The tips were electrochemically etched from 250 m thick wires ͑Pt/ Ir 80:20, GoodFellow͒ using an etching procedure as described in Ref. 10 . A picoamperemeter with an internal voltage source ͑Keithley 6487, ഛ2 fA noise͒ was connected to the Pt/ Ir tip for the I-V measurements, which were performed under computer control. For the EBIC measurements, a variable-gain low-noise current amplifier ͑Femto DLPCA-S͒ was connected to the Pt/ Ir tip. The tip contacts the Au dot of the NW and the back contact was realized by the Si n + substrate using silver paste. The electron beam of the SEM was blanked during the I-V measurements to avoid any influence of the electron beam on the results. For demonstration, Fig. 1 shows the Pt/ Ir tip as it approaches one selected NW. In Fig. 2 , a typical I-V characteristic is shown for such a Si NW having a diameter of 70 nm and a length of 500 nm. The measured NW shows a diodelike behavior. To determine the electronic structure of the gold-dot-Si-NW-Si-substrate system, an EBIC measurement was performed on a contacted Si NW. As Fig. 3͑b͒ shows, the EBIC signal appears only at the interface between the Si NW and the Si substrate. If our NW would be n type, we would expect an EBIC signal, which occurs mainly at the NW-Au-dot interface. In contrast, if the NW would be p type, we expected an EBIC signal of opposite sign also there, and in addition an EBIC signal at the substrate-NW interface related to the expected pn junction. However, only an EBIC signal at the interface to the substrate was observed. The only possible explanation is that our NW is intrinsic; hence the Fermi level is lying close to midgap. Then, as Fig. 3͑c͒ shows, there is an electric field at the Si-substrate-NW interface, but only a negligible field at the NW-Au-dot interface. It can be assumed that at this interface the Fermi level is pinned also close to midgap. For the growth of the wires a very pure Si source was used. Any residual doping of the NW will be compensated by interface states of the outer native oxide of the wire and by gold atoms, which are embedded in the NW volume. If there is an interface state density of about 1 ϫ 10 12 cm −2 at the native oxide interface of the NW, which is typical for a native oxide, a possible residual doping of Ϸ5 ϫ 10 17 cm −3 can be compensated. Note that such interface states always consist of deep donor and acceptor states; hence they may trap and thereby compensate free carriers. For describing this interface it is not sufficient to consider only fixed charges. 11 Moreover, gold generates deep acceptors and deep donors in Si, which also may compensate an amount of free charge carriers comparable to their concentration. Therefore it can be expected that all residual free carriers are compensated in our NWs. Hence, the carrier density of intrinsic silicon material of n Ϸ p Ϸ 10 10 cm −3 at room temperature will be assumed to exist in our Si NWs.
We consider a two-diode model ͑double exponential I-V characteristics͒ for describing the Si NWs. In Fig. 2 it is obvious that the exponential behavior of the I-V characteristics turns into a linear one at higher positive voltages. From the linear part of the I-V characteristics ͑from 0.4 to 0.55 V͒, the series resistance was estimated to be R s = 1.1 M⍀. Referred to the dimensions of the NW and assuming that the current flows homogeneously through the wire, this corresponds to a resistivity of 0.85 ⍀ cm. Regarding the series resistance R s , the total forward current I NW is given by
where e is the electronic charge, U is the applied voltage, R s is the series resistance of the NW, n 01 is the ideality factor of the diffusion current and n 02 that of the recombination current, k is Boltzmann's constant, T is the absolute temperature ͑T = 300 K͒, and I 01 is the saturation current of the diffusion current and I 02 is that of the recombination current, respectively. We imply that the diffusion current has an ideality factor n 01 =1. I 01 is hardly visible in the I-V characteristic because of the series resistance. We have used a value of I 01 = 1.25ϫ 10 −13 A, which is expected for a hole concentration of 10 10 cm −3 and a diffusion length of about the diameter of the NW. I 02 is dependent on the interface state density of the n + − i interface. According to the elementary diode theory n 02 should be 2. However, in the presence of a high density of states, which is provided by the growth interface and by the native oxide layer at the Si-SiO 2 interface, also larger ideality factors are frequently measured. 12 To find I 02 and n 02 we fitted Eq. ͑1͒ to the measured data. The best fit occurs for I 02 = 3.5ϫ 10 −10 A, n 02 = 4.7, and R s = 1.1 M⍀. As can be seen in Fig. 4 , the model agrees quite well with the observed I-V curve. 3 . SEM image of a contacted Si NW ͑a͒ and the corresponding EBIC image ͑b͒. The dotted lines frame the Pt/ Ir tip and the nanowire. An EBIC signal occurs mainly at the NW-substrate interface and hardly at the golddot-Si-NW interface. In ͑c͒ the band structure is shown for the metal-Si-NW-Si-substrate system, which is indicated by the EBIC measurement. CB and VB are the conduction and valence bands, and E F is the Fermi level. Between n + substrate and intrinsic Si NW a band bending occurs. In ͑d͒ a high-resolution TEM image of the edge of a NW is shown; the dark contrast at the interface between the Si NW and the native SiO 2 demonstrates the presence of Au clusters.
However, the series resistance of 1.1 M⍀ does not fit well with our assumed intrinsic NW material. A resistivity of 0.85 ⍀ cm of the NW would correspond to a doping concentration of Ϸ10 16 cm −3 . As discussed above, this is in contradiction to the EBIC results and also cannot be expected from our undoped NW material. Therefore, we propose that the unexpectedly high electrical conduction of the NWs is a property of their outer surface. TEM investigation has revealed the existence of nanometer-sized Au clusters at the Si-NW-SiO 2 interface ͓Fig. 3͑d͔͒. These clusters were partly overgrown by the native oxide. Such Au clusters are typical for an oxygen-free UHV environment. 13, 14 For chemical-vapor deposition growth of Si NWs Au nanoclusters on the surface of NWs have not been observed and reported so far. Hence a high density of surface or interface states can be expected to exist at our MBE NW surface. We propose that these interface states are responsible for the measured conductivity, rather than the conductivity in the NW volume. Such "hopping conductivity" has been described theoretically 15 and has been proposed to be responsible also for leakage currents in solar cells. 12 In summary, single, nominally undoped MBE-grown Si NWs were electrically characterized as grown. The I-V characteristics of single Si NWs showed a diodelike behavior, with a well pronounced asymmetry. The series resistance of the wire was calculated to be R s = 1.1 M⍀. An EBIC signal occurred only at the interface between the Si NW and the Si substrate, which is evidence for the intrinsic behavior of the Si NW. The adopted two-diode model, corrected by R s , describes the I-V curve quite well, but the high conductance of the NW is not compatible with our EBIC results, suggesting intrinsic behavior. We propose that the high conductance is due to hopping conductivity across surface and interface states at the surface of the NWs. This phenomenon shows that nominally undoped Si NWs with a native oxide layer may be conductive, but the properties of the conduction come essentially from the SiO 2 layer and not from the Si NW itself. This has to be considered for Si NWs grown under UHV conditions and their application in devices.
